Skip to content

Commit 8d7c3fa

Browse files
authored
[X86] combineVectorSizedSetCCEquality - ensure the load is a normal load (#172212)
Noticed while trying to replace the IsVectorBitCastCheap helper with mayFoldIntoVector (still some work to do as we have a number of multiuse cases) - technically its possible for a extload to reach this point.
1 parent 1a1c5df commit 8d7c3fa

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -23125,7 +23125,7 @@ static SDValue combineVectorSizedSetCCEquality(EVT VT, SDValue X, SDValue Y,
2312523125
auto IsVectorBitCastCheap = [](SDValue X) {
2312623126
X = peekThroughBitcasts(X);
2312723127
return isa<ConstantSDNode>(X) || X.getValueType().isVector() ||
23128-
X.getOpcode() == ISD::LOAD;
23128+
ISD::isNormalLoad(X.getNode());
2312923129
};
2313023130
if ((!IsVectorBitCastCheap(X) || !IsVectorBitCastCheap(Y)) &&
2313123131
!IsOrXorXorTreeCCZero)

0 commit comments

Comments
 (0)