Skip to content
View PedroAntunes178's full-sized avatar
😄
Always happy
😄
Always happy

Highlights

  • Pro

Organizations

@NEECIST @asap-space

Block or report PedroAntunes178

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. asap-space/ASAP_FPGA_NNs asap-space/ASAP_FPGA_NNs Public

    C 1

  2. VeriSnip/VeriSnip-Tool VeriSnip/VeriSnip-Tool Public

    My Verilog Template is a project that I will be working on my free time. The project aim is to compile and elaborate Verilog modules. The Verilog cores are written in traditional Verilog and might …

    Python 1

  3. VeriSnip/Open-Library VeriSnip/Open-Library Public

    Python

  4. VeriSnip/Utils-Tool VeriSnip/Utils-Tool Public

    Repository containing Verilog simulators scripts.

    Makefile