😄
Always happy
Highlights
- Pro
Pinned Loading
-
-
VeriSnip/VeriSnip-Tool
VeriSnip/VeriSnip-Tool PublicMy Verilog Template is a project that I will be working on my free time. The project aim is to compile and elaborate Verilog modules. The Verilog cores are written in traditional Verilog and might …
Python 1
-
-
VeriSnip/Utils-Tool
VeriSnip/Utils-Tool PublicRepository containing Verilog simulators scripts.
Makefile
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.



