merge master into loop/empty-tree-audit (skill sections 441-442 -> 44…

613a2a8

Select commit

Loading

Failed to load commit list.

Uh oh!

There was an error while loading. Please reload this page.

GitGuardian

GitGuardian Security Checks

NotebookLM Gate on: push

🔒 NotebookLM notebook required

Issue Gate on: pull_request_target

check-linked-issue

Damage Negatives on: pull_request 1

Damage negatives (false-positive fixtures)

NOW Sync Gate on: pull_request

check-now-freshness

Gate Topology on: pull_request

gate-topology

Conflict Markers on: pull_request 1

Conflict markers (no unresolved merges)

NotebookLM Gate on: pull_request

🔒 NotebookLM notebook required

NotebookLM Auto-Sync on: pull_request 2

extract-issue

sync-activity

manual-sync

sync-notebook

Withdrawn Number Gate on: pull_request 1

withdrawn-live

Emit Bit-Exact Gate (CI-02) on: pull_request 1

emit-bitexact

Harness scratch directories on: pull_request 1

No test binary shares one scratch directory

FPGA E2E Build on: pull_request 6

fpga-smoke

fpga-lint (read_verilog + hierarchy)

fpga-synthesis

fpga-synthesis-arty

fpga-formal

fpga-conformance

fpga-bitstream

fpga-report

Schema Validation on: pull_request 1

validate

Check Now Freshness on: pull_request

check

Untrusted Input Gate on: pull_request

untrusted-input

Seal Coverage on: pull_request 1

coverage

PHI Loop CI on: pull_request

phi-loop-check

cli-tri on: pull_request 2

build

secret-scan on: pull_request

scan

Corpus Ratchet on: pull_request 1

Corpus ratchet (expected-failure ledger)

PR Dashboard on: pull_request

pr-dashboard

Orphaned modules on: pull_request 1

Every source file is reachable from its crate root

L1 TRACEABILITY Check on: pull_request 1

Check L1 TRACEABILITY

L1 Traceability Summary

Verilog Widths on: pull_request 1

Verilog widths (absurd-width ledger)

merge master into loop/empty-tree-audit (skill sections 441-442 -> 44…

Uh oh!

Select a check to view from the sidebar